Influence of grain size at first monolayer on bias-stress effect in pentacenebased thin film transistors Threshold voltage shift under applied gate voltage is a key factor characterizing stability of organic thin-film transistors (OTFTs), while the physical mechanism is still controversial. In this study, we systematically examined the initial growth of pentacene polycrystalline films under different growth rates. Bias stress performance of the fabricated pentacene-based OTFTs was found to be highly related to the initial gain size of the pentacene films. Larger grain size at the first deposition layer led to smaller threshold voltage shift. The quantitative correlation can be described by a two-dimensional microscopic mobility model relating to the grains and grain boundaries. Organic thin film transistors (OTFTs) have attracted considerable attention because of the potential to be utilized as electronic switching elements in flexible, low-cost, and large area devices such as active-matrix display, 1,2 organic sensors, 3 nonvolatile memory devices. 4 Among various organic semiconductors, pentacene is an excellent candidate to study the physics mechanisms of OTFTs for its high mobility and relatively simple chemical structure. 5, 6 During last decade, significant progress has been made and the chargecarrier mobilities have reached above 10 cm 2 V À1 s
À1
. 7 However, the stability of OTFTs should also be considered for commercial application besides the high mobility. Bias-stress effect is the phenomenon that threshold voltage (V T ) at which the transistor switches on shifts gradually to the gate bias voltage that is applied to the device, as has been one of the most attractive research fields of OTFTs. [9] [10] [11] Bias stress effect is attributed to trapping states in the dielectric layer, semiconductor layer, and/or semiconductor/dielectric interface. [12] [13] [14] However, the mechanism of bias-stress effect remains a concern since the microscopic understanding of charge trapping in organic materials remains elusive.
In the case of the polycrystalline thin film transistors, the grain boundaries play crucial role in the bias stress effect. 15, 16 In pentacene-based OTFTs, the charge trapping was found to occur preferentially in intergrain regions of organic thin film by using scanning Kelvin probe microscope (SKPM). 17 The molecular packing morphology, which can be controlled by growth parameters, was also found to remarkably influence the performance of copper phthalocyanine (CuPc) OTFTs. 18 Simeone et al. studied the environmental stability of top contact pentacene OTFTs with different grain sizes of pentacene active layer with a thickness of 30 nm. 19 They concluded the morphology difference influences the hysteresis of transfer characteristics induced by water absorption. The grain boundaries served as channels for water diffusion.
Many previous studies have been done on the topic of influence of the grain size on bias stress effect in OTFTs.
However, they usually related to grain sizes on the surface of the films instead of the ones at the first deposited molecular layer. Consequently, the obtained results are often obscured by the fact that the first monolayer of pentacene on dielectric, where the conducting channel locates, generally has morphology difference from that of the film with the thickness of several tens of nanometers. 20, 21 In our former reports, the mobility dependence on the pentacene film morphology was successfully related to a transport model involving two-dimensional single-layered grains and grain boundaries at the first monolayer in polycrystalline pentacene OTFTs. [21] [22] [23] It is noted that for OTFTs the channel forms in a very few layers close to the semiconductor/dielectric interface, [21] [22] [23] [24] which means that the properties of grains and grain boundaries at the first monolayer indeed have great effect on the performance of organic films.
In this research, we utilized the mentioned phenomenological model based on two-dimensional grains and grain boundaries at the first monolayer to interpret the gate bias related stability. First, we studied the film growth mode of pentacene films deposited with different deposition rates and extracted the grain size at the first monolayer according to the twodimensional grain boundary model. Then, we systematically characterized the threshold voltage shift in the pentacenebased OTFTs, and applied the model to clarify the influence of the grain size at the first monolayer on the gate bias effect.
Top contact thin film transistors were fabricated. Heavily P-doped n-type silicon wafers with thermally grown oxide layer of 300 nm serve as the substrates (gate electrode). Before pentacene deposition, a buffer layer of polystyrene (PS) with the thickness of 70 nm was spin-coated onto the substrate to modify the dielectric. Then 50 nm pentacene (Aldrich Co.) film was deposited through thermal evaporation (Auto-306 BOC-Edwards Co.) under a vacuum pressure of 5 Â 10 À5 Pa with deposition rates of R ¼ 0.798, 1.55, 5.00, and 7.56 nm min
, respectively. The substrate temperature was kept at room temperature (25 C) for all the experiments. Then 50 nm Au was deposited onto the pentacene film through a shadow mask to form the source and drain electrodes with a channel length L ¼ 50 lm and width a)
Author to whom correspondence should be addressed. Electronic mail: jiangch@nanoctr.cn W ¼ 2000 lm. The gold films were evaporated with a same depositing rate of 12 nm/min. To investigate the grain sizes at the first layer of the pentacene film, 1 nm (nominal thickness) pentacene film (about 2/3 monolayer) was deposited also with the four different deposition rates mentioned above. In this research, except the pentacene depositing rates, all other experimental conditions kept even to ensure the comparability.
The morphology of the pentacene monolayer film was characterized by Nanoscope III atomic force microscope (AFM, Vecco Co.) using tapping mode. The bias stress effect measurements of OTFTs were carried out with a Keithley 4200 semiconductor analyzer in a homemade four probe testing system. The stress conditions were set the same for all the devices, keeping the drain voltage without bias to the source voltage and the difference between the applied gatesource voltage and the origin threshold voltage as a constant of À30 V. All the measurements were carried out in vacuum at room temperature (25 C) , so that the influence of water and oxygen molecules could be ignored. 19 To investigate the initial growth process, the pentacene monolayer film with nominal thickness of 1 nm was characterized. As shown in Fig. 1(a) , larger deposition rate results in smaller grain size at the first pentacene monolayer. Assuming that the further growth of extra pentacene molecules will heal the gaps among the existing grains before one complete monolayer forms, 20 the grain sizes at the first monolayer can be extracted from the initial nucleation densities shown in Fig. 1(a) . The total length of grain boundaries per unit area (i.e., grain boundary density) can be obtained by the simple model of Voronoi polygons, 20, 25 as shown in Fig. 1(b) .
The nucleation density can be fitted through Eq. (1) which relates deposition rate as follows:
where N is the nucleation density, R is the deposition rate, p is a parameter related with the critical nucleus size which is a constant in our experiments, E N is the characteristic energy related with the surface character of the substrate, k B is Boltzmann constant, and T S is the temperature of the substrate. In our experiments, all the properties of the substrate, including T S , are kept invariable, which means only R is a variable in Eq.
(1). The satisfying fitting result between the nucleation density and the deposition rate indicates that using different depositing rates to control the grain sizes at the first monolayer of pentacene films is effective, as shown in Fig. 1(c) . But as a phenomenological model, it is still difficult to extract the grain boundary density through the nucleation density, so further simplification about the grain shape is necessary. It is noted that the grain boundary densities fitted with Voronoi polygon model are well equal to those with square grain model assuming all the grains are uniform squares, as evidenced in Fig. 1(d) . Accordingly, it is then reasonable to assume the initial polycrystalline film layer can be divided into square grains with average lengths L G , connected by grain boundaries with average length L GB between them. We further suppose that within each single grain the pentacene molecular packing is ordered in high order, as leads to a low trap density there, while the grain boundaries are thought to be where much more traps are located than in grains. Figure 2 illustrates the transfer characteristics of OTFTs with different pentacene depositing rates before and after the gate bias stress for 1200 s, 2400 s, 3600 s, and 4800 s, respectively. The source-drain currents gradually decrease with bias time, and the threshold voltages gradually negatively shift for all series samples. The origin saturation mobilities for the increasing deposition rates are 1.58, 1.31, 0.80, and 0.40 cm 2 V À1 s À1 , respectively. During gate bias stress measurement in the vacuum chamber, the mobility degradation is barely visible as evidenced in Fig. 2 . The good field-effect mobility and the weak degradation indicate that the gradual negative shift of the threshold voltages during bias stress is the intrinsic property of the OTFTs.
To establish an analytic correlation between V T shift and grain sizes at the first monolayer, we suppose the traps causing bias stress effect can be attributed into two parts: (1) Traps in grain boundaries at the first pentacene monolayer, where trapping density is higher because of the disordered molecular stacking. The V T shift induced by this part is denoted as DV TGB . (2) Traps inside grains and in dielectric layers. In grains, the molecules stack in so highly ordered way that all these grains can be treated as single crystals with a same trap density. And in dielectric layer, there is no difference between different experiment series. As a result, the V T shift induced by this part is denoted as DV TGD , which can be supposed the same for all the transistors under the same bias conditions.
The DV TGB shift induced by traps in grain boundaries can be expressed as follows:
where L and W are the channel length and width, respectively, S GB is the total area of the two-dimensional grain boundaries located at the first monolayer of pentacene film, n is the trapped carrier concentration per unit area within the grain boundaries during bias stress, C i is the capacitance of the dielectric layer per unit area, L G and L GB are the width of grains and grain boundaries, respectively. The value C i applied in our experiments is 10.61 nF cm À2 which has a slight fluctuation between different samples, while it is quite small as can be ignored in the trap density assumption.
Then, we get the relationship between the total DV T shift and the grain size at the first monolayer, which is expressed as
For our pentacene-based OTFTs, both the experimental and the fitted total DV T shift through Eq. size at the first monolayer are shown in Fig. 3 for t ¼ 3600 s, and 3.88 Â 10 12 cm À2 for t ¼ 4800 s, as are supported by the reported ones. 6, 11 The DV TGD , contribution other than grain boundary, are also depicted in Fig. 3(b) . These fitting parameters are consisting with our former reported values obtained from mobility fitting by two-dimensional grain boundary model. 20, 21 It is noticeable, when the amount of grain boundaries at the first monolayer is large; the DV TGD is a rather small proportion comparing the total DV T shift, while for transistors with larger grain size at first monolayer, the contribution of DV TGD becomes significant. In our investigated deposition rate range which covers the common deposition rate of pentacene films grown in S-K growth mode in literatures, 18 the traps in first layer grain boundaries do play a major role in the total DV T shift behaviors. The presented model captures the main factors causing the threshold voltage shift under gate bias stress and produces a quantitative description of the phenomena.
Moreover, the changes of DV T and DV TGD with time show different characters. DV TGD increases gradually with bias stress time in our time scale, while DV T increases more quickly at the beginning stage (the first 1200 s), especially for transistors with more first layer grain boundaries, then increases gradually with a similar slope to that of DV TGD . This means that the trapping states located in grain boundaries at the first monolayer are filled up with a much higher speed, while other trapping states in grains or dielectrics are occupied with a slower speed. We guess that the difference comes from the trapping barriers distribution, although further evidence is still essential to confirm this point.
It is difficult to indicate the microscopic process of the charge trapping, but we can confirm that grain boundaries at the first monolayer of pentacene film have great influence on the process. And the analytic expression based on the twodimensional grain boundary model is effective to illustrate the relationship between the morphology of the first monolayer and the bias-stress induced threshold voltage shift. The fitting parameter of n, representing charge trapping caused by all the physical processes in grain boundaries could help deepen our understanding of the device physics of small molecular OTFTs.
To conclude, we carried out a series of experimental and theoretical work to investigate the threshold voltage shift under gate bias stress in pentacene-based OTFTs. Through the study of the film growth modes and the charge trapping process, we utilized a phenomenological model to quantitatively describe the correlation between the shift of threshold voltage and the change of grain sizes at the first monolayer in the polycrystalline OTFTs. The fitting parameters based on the model are reasonable and practically illustrate the microstructure of the pentacene first monolayer. This may strengthen our understanding on the charge trapping behavior in polycrystalline OTFTs and may be helpful to optimize the design of the OTFTs.
